of cameras in spacecrafts makes VBN a very interesting approach for the implementation of autonomous entry, descent, and landing (EDL) control systems for next generation space missions.
VBN algorithms extract geometrical information from a set of real-time sampled image frames. They basically perform two activities named feature extraction and matching (FEM) and motion estimation (ME). During FEM, each frame is processed to detect those pixels that represent features of interest for the image (e.g., corners or edges of surfaces). The detected features are then compared to extract those that can be recognized in two consecutive images (matching points).
Eventually, the ME algorithms analyze the detected matching points and estimate the relative position and orientation of the camera (fixed with respect to the moving object). To increase accuracy, ME algorithms require very accurate matching points distributed across the entire frame [6] . While ME algorithms are not computationally intensive, FEM algorithms require high computation capability to guarantee high frame rates and therefore high accuracy. Hence, very efficient hardware accelerators for this task are mandatory.
This paper proposes the self-adaptive feature extractor and matcher intellectual property-core (SA-FEMIP), an optimized field-programmable gate array (FPGA)-based self-adaptive FEM architecture based on the well-known Harris feature extractor algorithm [7] . This architecture extends the solution proposed in [8] by enabling self-adaptation of the parameters of the image noise filter and the feature extraction algorithm. Self-adaptation enables to better optimize the FEM algorithm to the environmental conditions, thus increasing the robustness with respect to noise and variations of external conditions that are typical of the space environment. Adaptation is obtained by introducing very marginal overhead and guaranteeing high operational rates. This is achieved by resorting to the dynamic partial reconfiguration (DPR) capabilities of modern spacequalified FPGAs. Experimental results clearly show that SA-FEMIP enables increased accuracy and performance compared with the previous architectures, two key characteristics for the implementation of VBN systems for next generation space missions.
The rest of this paper is organized as follows. Section II overviews related works, while Sections III-V introduce the proposed architecture and its main improvements and peculiarities. Section VI shows the results obtained from an extensive experimental campaign, and finally, Section VII summarizes the main contributions and concludes this paper.
II. RELATED WORKS
Feature extraction is the most complex activity performed by FEM algorithms. Several feature extraction algorithms have been proposed in the literature (e.g., Beaudet [9] , the smallest univalue segment assimilating nucleus (SUSAN) [10] , Harris [7] , the speeded up robust features (SURF) [11] , and the scaleinvariant feature transform (SIFT) [12] ). From the algorithmic point of view, SURF and SIFT are probably the most robust solutions since they are scale and rotation invariants. This means that features can be matched between the two consecutive frames even if they have differences in terms of scale and/or rotation. However, due to their complexity, hardware implementations are very resource-hungry. As an example, [13] and [14] propose two FPGA-based implementations of the SURF algorithm. The architecture proposed in [13] consumes almost 100% of the LUTs available on a medium-sized Xilinx Virtex 6 FPGA without guaranteeing real-time performances. Similarly, the architecture proposed in [14] consumes about 90% of the internal memory of a Xilinx Virtex 5 FPGA. It saves logic resources, but it is able to real-time process images with a resolution limited to 640 × 480 pixels. Another example is presented in [15] , where an FPGA-based implementation of the SIFT algorithm is presented. It is able to real-time process 640 × 480 pixel images, consuming about 30 000 LUTs and 97 internal DSPs in a Xilinx Virtex 5 FPGA.
Among the available feature extraction algorithms, Harris is probably the best tradeoff between precision and complexity [16] . Under the assumption of small differences between consecutive frames (i.e., high frame rates or small camera displacements), its accuracy is comparable with SURF and SIFT with a significant lower complexity. Since high frame rates are mandatory during the EDL phase to allow real-time correction of the descending trajectory, Harris is a very good candidate to implement a high-speed and low-area FEM accelerator block for space applications [17] . For each pixel (x, y) of a frame, Harris computes the so-called corner response R(x, y) according to the following 1 :
where k is an empirical correction factor equal to 0.04, and N(x, y) is the second-moment matrix, which depends on the spatial image derivatives L x and L y in the respective directions (i.e., x and y) [7] . Pixels with high corner response have high probability to represent a corner (i.e., an image feature) of the selected frame and can be selected to search for matching points between consecutive frames. In [8] , we presented an FPGA-based FEM core called FEMIP based on the standard Harris algorithm, overcoming limitations of previous state-of-the-art implementations [17] - [19] . It guarantees high frame rates (up to 33 frames/s) 1 Det(X) denotes the determinant of matrix X, and Tr(X) denotes the trace of matrix X. with very limited hardware resources and without resorting to external coprocessors. Nevertheless, FEMIP parameters are fixed at design time and do not allow to adapt to the continuous environmental changes (e.g., light, noise, etc.) that are typical of extreme space missions. The architecture presented in this paper, named SA-FEMIP, overcomes this limitation by introducing adaptation capability to the architecture presented in [8] , thus obtaining high FEM robustness with respect to both noise and image characteristic variations.
III. SA-FEMIP ARCHITECTURE
This section shortly introduces the SA-FEMIP architecture discussing where and how adaptation to environmental conditions has been introduced.
SA-FEMIP is a pipelined architecture that processes a 32-bit input stream representing a sequence of 1024 × 1024 grayscale frames with 10-b/p resolution (Fig. 1) . Frame size and resolution are those provided by almost all space-qualified CMOS cameras [20] . Images are received in a raster format, line-by-line from left to right and from top to bottom. The output of SA-FEMIP is the set of matching points identified in the processed frames. The SA-FEMIP pipeline includes three main functional blocks: the reconfigurable Gaussian filter, the adaptive Harris feature extractor (AHFE), and the feature matcher. Moreover, SA-FEMIP includes an input/output interface to communicate with an external memory used to temporarily store images filtered by the reconfigurable Gaussian filter and later required during the feature matching step.
The reconfigurable Gaussian filter performs Gaussian smoothing of the input image. It reduces the image noise level, thus improving the feature extraction accuracy [21] . Gaussian filtering is performed by means of a 2-D convolution of the input image with a 7 × 7 Gaussian kernel mask [21] according to (2) . A 7 × 7 kernel is enough to approximate a 2-D Gaussian function with variance σ 2 f ≤ 2 [22] , which enables to forcefully reduce the noise that strongly affects images taken in space environments
In (2), FI(x, y) is the filtered pixel in position (x, y), I represents the input image, s is the kernel size (s = 7 in this architecture), K (i, j ) is the kernel factor in position (i, j ), and δx and δy are computed according to the following:
The static filter architecture presented in [8] , which represents the base for the proposed reconfigurable Gaussian filter, is briefly recalled here. The reader may refer to [8] for further details on the architecture. The input pixels stream is stored in an internal buffer called row buffer, composed of seven FPGA block-RAMs (BRAMs) [23] , each one being able to store a full image row. 2 Rows are buffered using a circular policy, as reported in Fig. 2 . Pixels of a row are loaded from right to left, and rows are loaded from top to bottom [ Fig. 2(a) ]. When the buffer is full, the first row of the buffer is used again [ Fig. 2(b) ]. When the first seven rows of the image are ready in the row buffer, the actual pixel filtering starts. At this stage, pixels of the central row (row number 4) can be processed and filtered. It is worth to remember here that, using a 7 × 7 kernel matrix, a 3-pixel wide border of the image is not filtered, and related pixels are therefore discarded during filtering. For each pixel to filter, a 7 × 7 image patch is extracted from the row buffer and stored in the slide window buffer (i.e., a buffer composed of 49 10-bit registers). This can be efficiently done if one considers that the image is received in a raster way, as shown in Fig. 2(c) . At each clock cycle, a full row buffer column is shifted into the sliding window buffer [ Fig. 2(c) ]. After the seventh clock cycle, the first image block is ready and the sliding window buffer is convolved with the kernel mask. At each subsequent clock cycle, a new row buffer column enters the sliding window buffer, and a new filtered pixel of the row is produced. While this process is carried out, new pixels continue to feed the row buffer, thus implementing a fully pipelined computation. From (2), considering the considered kernel size (i.e., 7 × 7 pixels), 49 multiplications are required to produce a filtered pixel FI(x, y). In our architecture, all multiplications are executed in parallel within a single clock cycle. Since kernel factors have been internally represented through constants, 49 constant multipliers are instantiated. After that, an adder tree (similar to the one presented in [24] ) adds the 49 multiplication results to produce the filtered pixel. The main drawback of this architecture is that a fixed Gaussian filter variance (σ 2 f ) works well if the noise level of the processed frames is known a priori. As an example, a high filter variance is useful for high noise levels. Instead, for low noise levels, the images are oversmoothed, thus reducing the accuracy of the FEM modules [21] . To overcome this problem, SA-FEMIP exploits FPGA DPR to adapt the variance σ 2 f of the reconfigurable Gaussian filter frame-by-frame based on the estimated noise affecting the input frame (Section IV). This represents the first main contribution to the FEM adaptation introduced in the SA-FEMIP architecture.
The AHFE implements the Harris corner detector. It processes the filtered pixels received from the reconfigurable Gaussian filter and computes the frame features. Each feature is represented by its coordinates (x, y) in the frame, and by the related corner response, R(x, y), is computed according to (1) . The computed corner responses must be thresholded to identify those features that potentially represent a real corner. However, the value of the threshold strongly depends on the image environment (e.g., mars or moon) and condition (e.g., brightness, noise, and contrast). To provide a certain level of adaptation, [8] introduced a self-adaptive threshold. The threshold TH is initialized at zero at start-up (i.e., all features are accepted). It is then updated based on the number of features extracted from the current image and applied to the next frame. In particular, for each frame, the number of selected features (NF) is compared with the number of expected features (TF) set to 3000 in our specific test application. If the two numbers are equal with a tolerance (δ), the threshold is already optimized. If not, the new threshold is computed as TH = TH + ((TF − NF) * (0.5/TF) * TH). The reader may refer to [8] for additional details.
Computing the threshold for the next frame based on information on the current frame is acceptable, thanks to the high frame rate of the proposed architecture that guarantees marginal differences in consecutive frames. However, if the image presents a single small rugged region, the extracted features, and subsequently, the extracted matching points will be concentrated in that limited region. This leads to poor information extracted from the input frames, and therefore to errors in the ME phase. This drawback derives from the usage of a single global threshold for an entire frame. The AHFE component, proposed in Section V, implements an adaptive cell-based thresholding (ACTH) that relies on frame partitioning to apply different thresholds to different portions of the frame. This ensures that the extracted features uniformly cover the overall frame.
Eventually, the feature matcher of Fig. 1 receives and stores, in an internal buffer, the features extracted by the AHFE. All stored features are then analyzed to discard the ones that are too close to each other. Only the strongest feature in a 3 × 3 pixel neighborhood is considered and stored in an internal buffer called nonmaxima-suppression (NMS) buffer (NMS phase). The NMS buffer stores up to 1000 features coordinates using four BRAMs. It is split into two subbuffers named frame 1 features buffer and frame 2 features buffer alternatively used to store features associated with two consecutive images that must be analyzed and matched. Features stored in the two NMS sub-buffers are then compared using a cross correlation-based approach (matching phase) to identify the matching points. Only potentially correlated features are actually compared. Analyzing the speed of a space-module during the descending phase and considering the high-input frame rate used to sample images, we identified that a feature can perform a maximum movement of 17 pixels between two consecutive images [2] , [25] . Thus, two features can be considered as potentially correlated if they are both in a 35 × 35 pixel neighborhood in the two considered images. Cross correlation is therefore only computed on these features, thus reducing the computational load and speeding up the matching task. Basically, the feature matcher scans the frame 1 features buffer and the frame 2 features buffer looking for two correlated features. It compares the coordinates associated with a feature contained in one of the two buffers with all the coordinates in the other buffer. Whenever two potentially correlated features are found, their unnormalized cross correlation is computed using the intensity of all pixels contained in the two 11 × 11 pixels windows surrounding the two correlated features. These values (previously stored by the Gaussian filter) are loaded from the external memory. Finally, the cross correlation results are thresholded to eliminate fake matchings. If the calculated cross correlation value is less than a given threshold, the coordinates of the correlated features are stored inside an internal buffer. The reader may refer to [8] for additional details on this block.
IV. RECONFIGURABLE GAUSSIAN FILTER
The reconfigurable Gaussian filter exploits FPGA DPR to implement frame-by-frame adaptation of the filter variance σ 2 f based on the estimated noise affecting the input images.
In the literature, many works propose adaptive filters [26] - [29] . Among the proposed approaches, those based on evolutionary algorithms are the most promising, in terms of timing performances and hardware resources usage [30] . Nevertheless, they provide very good results if the processed images are similar to the one used during the training phase of the evolutionary algorithm. Instead, if the received image characteristics (e.g., illumination conditions, tonal distribution, etc.) cannot be predicted, as in the harsh space environment, the filtering performances become very poor [31] , [32] .
Reference [33] presents a Gaussian filter architecture able to self-adapt σ 2 f pixel-by-pixel depending on the noise level affecting the processed image. This approach ensures a higher level of adaptivity with respect to evolutionary filters. However, it wastes a lot of hardware resources, making it unsuitable for space applications that require high optimization. To overcome this issue, we exploit FPGA DPR to provide filter adaptation while saving area and power consumption. Basically, the proposed approach estimates the level of noise affecting the input image using the same algorithm adopted in [33] . The noise level estimated for the current frame is used to select the filter variance that would guarantee optimum filtering results. This filter variance is then used to filter the next input image, allowing adaptation of the filter parameters frame-by-frame during the entire descending sequence. The adaptation of the filter variance is achieved by reconfiguring the 49 constant multipliers required to perform the convolution of the image with the Gaussian kernel (Section III). This significantly saves hardware resources with respect to a solution that uses 49 generic multipliers, in which the Gaussian kernel constants are selected using multiplexers driven according to the selected filter variance. Fig. 3 shows the architecture implementing the proposed approach.
The reconfigurable Gaussian filter is composed of: 1) the noise variance estimator (NVE); 2) the reconfiguration manager; and 3) the Gaussian filter. The Gaussian filter is implemented as described in Section III, but to enable its reconfiguration, the 49 multipliers are enclosed in an FPGA reconfigurable module (RM) in Fig. 3 . An RM is a portion of an FPGA design that can be reconfigured at runtime without impacting the behavior of the rest of the design. While the Gaussian filter processes the input image, the NVE estimates the noise level. The NVE is implemented by adopting an architecture similar to the one presented in [33] . However, we compute, here, the noise standard deviation (σ n ) instead of the noise variance (σ 2 n ). This change has no functional effects since σ n is not actually used to perform calculations like those in [33] during the filtering process. When a full frame has been processed, the NVE provides the current estimated σ n to the reconfiguration manager (RM). The RM exploits this value to look up into a bitstream address table and to select the proper configuration for the multipliers inside the RM. The multipliers reconfiguration is accomplished by reading the multipliers configuration bitstream from the external memory and choosing the configuration associated with the estimated standard deviation. The bitstream is then used to program the reconfigurable module of the FPGA by resorting to the FPGA internal configuration port (i.e., ICAP [34] in Xilinx FPGAs). It is worth to highlight here that using the noise standard deviation instead of the noise variance strongly reduces the NVE area, thereby avoiding the multiplier required to compute σ 2 n . During the reconfiguration process, the RM must access the external memory to retrieve the RM configuration bitstream. To avoid the stall of the processing chain, this access must be scheduled when no other module requires information from the external memory. As shown in the timing diagram of Fig. 4 , the external memory is accessed by the reconfigurable Gaussian filter in WRITE mode to store the computed filtered pixel values. As described in Section III, during this phase, the reconfigurable Gaussian filter and the AHFE work in pipeline while the noise variance is computed (image filtering, features extraction, and noise estimation activities in Fig. 4) . At the end of the feature extraction, the NMS phase takes place, and finally, the feature matcher performs the matching phase where it accesses the external memory in READ mode to retrieve the data needed to compute the cross correlation. It is worth noting that the image filtering and the features extraction slots are not perfectly aligned due to the latency in loading the internal pipeline of the reconfigurable Gaussian filter. Looking at Fig. 4 , the external memory is always idle during the NMS phase (t idle in Fig. 4 ). This time slot can be used to reconfigure the filter (R task in Fig. 4 ) without stalling the processing chain. This means that no timing overhead is introduced in the FEM task.
Finally, since for each value of σ 2 f , a configuration bitstream must be stored in the external memory, the range of possible σ 2 f must be discretized according to the available external memory space (Section VI for detailed information about the size of each bitstream).
V. ADAPTIVE HARRIS FEATURE EXTRACTOR
This section introduces the hardware architecture of the AHFE (Fig. 5) , focusing on the novel thresholding approach that ensures to uniformly distribute the extracted features on the input frame.
The first two modules of the AHFE, L x and L y , compute the spatial image derivatives of the filtered image in the horizontal (L x ) and vertical (L y ) directions, respectively. This operation is performed by convolving the filtered image, received from the reconfigurable Gaussian filter, with the 3 × 3 Prewitt kernel [21] using an architecture similar to the one proposed for the Gaussian filter. Then, the corner response calculator module computes the determinant and the trace of the second-moment matrix N(x, y) , which are required to calculate the Harris corner response R(x, y) associated with each input pixel. Finally, the ACTH module thresholds the computed corner responses, thus asserting the val_feat signal when the current processed pixel is above the threshold, and therefore represents an actual feature.
Selecting a well-distributed set of features within the frame improves the ME accuracy. To level the distribution of the extracted features on the processed frames, the ACTH module splits the input image into 64 cells of 128 × 128 pixels each. It then tries to extract the same number of features from each cell. This goal is achieved by exploiting a local threshold for each cell instead of using a single global threshold for the overall image, as done in [8] . The chosen number of cells represents a good tradeoff between accuracy and memory requirements. As it will be discussed in Section VI, it ensures to uniformly cover the input image and, at the same time, to avoid the introduction of a large number of cells that would require a lot of memory to store the related information items.
The ACTH module analyzes information related to the current frame by implementing the decision process described in Algorithm 1 and computes the local thresholds to be used for the following frame. The threshold adaptation process requires to know for each cell composing the frame: 1) the number of extracted features (NF); 2) the current threshold (TH) initialized at the highest possible value at startup (i.e., no features are extracted); and 3) the current number of expected features (TF). In our tests, TF has been initialized to 48 to fix the overall number of expected features per frame overall target features (OTF) to about 3000 features. This value limits the size of the internal buffer used to store the extracted features in the feature matcher module. Since NF, TH, and TF must be defined for each cell of the frame, they are stored in the form of 8 × 8 matrices with the matrix elements associated to the defined frame cells.
Algorithm 1 can be split into two main parts. The former (from rows 8 to 27) updates the cell threshold values. For every cell (i, j ), it compares the number of extracted features NF[i, j ] with the number of expected features TF[i, j ] (Disp at row 10). If these two values differ no more than a defined tolerance (i.e., the difference is contained in the range [+δ, −δ]), the threshold is not changed (row 23). Otherwise, the threshold is updated by adding Step to its current value (rows 13 and 21). One additional test is performed when the number of extracted features is lower than the number of expected ones (from rows 14 to 18). In particular, the updated threshold (new_TH[i, j ]) is considered valid if it is higher Algorithm 1 ACTH Approach than a lower bound value (LowTH). If not, the threshold is not changed (row 15). This avoids to overreduce the threshold value and to provide, in output, weak features that could be potentially associated with the noise in the input frame. In fact, if a cell represents a flat part of the planetary surface, a high value of the image gradient, and consequently, a high value of the computed corner response is mainly due to the noise.
The second part of Algorithm 1 (from rows 28 to 51) optimizes the number of features extracted for each cell to obtain a total number of features for the frame as close as possible OTF. To do that, it is worth to remember that all cells that reach the threshold lower bound cannot further update their threshold. If, with this threshold, the number of extracted features for the cell NF[i, j ] is lower than the number of expected features for the cell TF[i, j ], there is a certain amount of features corresponding to |Disp| that can be redistributed to other cells with Using this approach, the total number of extracted features (Curr_EF) could increase more and more due to the borrow mechanism that increases the TF[i, j ] values. To allow a decrease of the TF[i, j ] values and to maintain the overall number of extracted features around OTF, if Curr_EF exceeds OTF, the target feature value of each cell is decreased by 1 (from rows 43 to 47).
The hardware architecture of the ACTH module is shown in Fig. 6 .
It is composed of four main modules: 1) the features counter; 2) the thresholds and target features updater; 3) the TH sh_vector; and 4) the NF sh_vector. The thresholds and target features updater module implements Algorithm 1, while the features counter performs the actual thresholding of each corner response R(x, y) received from the corner response calculator (Fig. 5) . This module reads the thresholds associated with each image cell (i.e., TH[i, j ] in Algorithm 1), which are stored in the TH sh_vector and compares them with the received corner responses, thus asserting the val_feat signal if R(x, y) is higher than the threshold associated with the image cell containing the currently processed pixel.
The TH sh_vector module is implemented, as shown in Fig. 7 . It is composed of eight 8-positions shift registers connected as circular buffers. Each shift register stores eight threshold values associated with a row of image cells (it is worth to remember that the image is split into 64 cells organized in eight rows with eight cells each, and a threshold value is associated with each cell). The en signal enables the 1-position right shifting operation, while the Sel signal selects which shift register must be rotated. These two control signals are driven to provide, in output, the threshold associated with the image cell of the currently processed pixel. Since the image is received in a raster way and each image cell is composed of 128 × 128 pixels, en is asserted for a clock cycle for every 128 received corner responses (i.e., whenever we move from one cell to the following one). Instead, Sel selects the next shift register (i.e., the next row of image cells) after 128 × 1024 corner responses are received (i.e., whenever a complete row of image cells has been processed). To avoid losing the threshold values, during the thresholding phase, each shift register composing the TH sh_vector acts as a circular buffer through the multiplexer driven by the th_phase signal (Fig. 6) . Instead, during the thresholds updating phase, the content of the TH sh_vector is overwritten (exploiting the Data_in port) with new threshold values computed by the thresholds and target features updater module.
Simultaneously to the thresholding task, the features counter counts (through an accumulator) the number of extracted features for each image cell (i.e., NF[i, j ] in Algorithm 1) and stores these values inside the NF sh_vector. The NF sh_vector is implemented as the TH sh_vector (Fig. 7) , and both modules share the input control signals. Whenever we move from the current image cell to the next one, the content of the internal accumulator is stored inside the NF sh_vector, and it is initialized with the output value provided by the NF sh_vector. At the end of the operations described by Algorithm 1, a local reset is asserted to clear the content of the NF sh_vector to prepare it for the next image processing cycle. All aforementioned control signals are generated by the controller module (Fig. 6) , which also coordinates the operations of all modules included in the ACTH.
VI. EXPERIMENTAL RESULTS
To estimate the hardware resources and the timing performances, the SA-FEMIP architecture has been synthesized and implemented by resorting to Xilinx ISE Design Suite 14 .6 on a space-qualified Xilinx Virtex 4-QV VLX200 FPGA device that, together with the Virtex 5-QV VFX130 FPGA, represents the state-of-the-art architecture for space-qualified reprogrammable FPGAs. The reason to select the Virtex 4 architecture instead of the newer Virtex 5 is twofold. First, the SA-FEMIP architecture has been designed to be integrated and tested inside the Thales Alenia Space Avionic Testbench (ATB), i.e., a hardware infrastructure emulating the onboard computing platform of a spacecraft. The ATB is equipped with a Gaisler Research GR-CPCI-XC4V development board [35] . This board integrates a Xilinx Virtex 4 VLX200 FPGA, which provides the same internal logic architecture of the space-qualified version. Second, implementing SE-FEMIP on a Virtex 4 FPGA allowed us to perform fair comparisons with other published architectures, thus highlighting the benefits of the introduced improvements. Postplace and route simulations have been done using Modelsim SE 10.0c to annotate the switching activities of internal nodes, and the Xilinx XPower Analyzer has been exploited for power consumption estimation. Table I compares the proposed adaptive architecture with the fixed architecture proposed in [8] (FEMIP). The comparison is performed in terms of area overhead by considering internal logic and memory resources [i.e., registers, lookup tables (LUTs), and BRAMs [23] ]. Percentages in Table I represent the used portion of the hardware resources available in the Xilinx Virtex 4-QV VLX200 FPGA. It is important to point out that the synthesis of both FEMIP and SA-FEMIP architectures has been forced to avoid the use of DSPs. The reasons for this choice will be better elaborated later in this section. Power consumption is analyzed considering an operating frequency of 60 MHz for both architectures. Table I shows that SA-FEMIP FPGA occupation is around 10% for logic and memory resources, and the overhead with respect to FEMIP is less than 2%. This overhead is due to the additional modules required to perform adaptation in the reconfigurable Gaussian filter (RF) described in Section IV and the additional hardware required to implement the AHFE presented in Section V. In particular, in the RF, the increased occupation is due to the NVE and the reconfiguration manager modules. Instead, in the AHFE, the area overhead is introduced by the usage of a more complex thresholding approach with respect to the simple one adopted in FEMIP. It is worth to highlight here that an effort has been placed to limit the registers overhead. The AHFE architecture strongly relies on shift registers structures to implement the required vectors and matrices included in Algorithm 1. This kind of component can be efficiently implemented in Xilinx FPGAs, thus exploiting the Xilinx SRL capability of the LUTs [23] . This capability makes it possible to use LUTs as shift registers instead of a chain of flip-flops, thus saving hardware resources. As an example, a single LUT, in a Xilinx Virtex 4, can act as a 16 × 1-bit shift register, thereby avoiding a chain of 16 flip-flops [23] .
The maximum operating frequencies of each module reported in Table I demonstrate that no timing penalty is introduced in SA-FEMIP by the introduction of the adaptivity features.
The power consumption of each module reported in Table I does not consider the contribution of the clock circuitry and the leakage. These contributions are included in the overall power consumption. By comparing the power consumption of SA-FEMIP with that of FEMIP, a very limited overhead equal to 4.75% is observed. It is worth noting that the power consumption of the RF module does not include the power used during the partial reconfiguration process. However, according to [36] , the reconfiguration process consumes a few tens of milliwatts only.
Eventually, the throughput, in terms of frames/s, is the same (i.e., 33 frames/s) for both FEMIP and SA-FEMIP.
In Table II , the performances and the area occupation of SA-FEMIP have been compared with those of FEIC [17] , [37] . FEIC is an FEM integrated circuit based on the Harris algorithm, which the University of Dundee developed for the European Space Agency in the framework of the Navigation for Planetary Approach and Landing (NPAL) project. LUTs and BRAMs used by FEIC are reported for a Virtex II device (as in [37] ), but the internal logic and memory architecture are the same as in Virtex 4 family devices. The reported data confirm the great improvements of the proposed architecture, both in terms of resources usage and throughput.
The low area occupation of SA-FEMIP allows designers to exploit the free hardware resources to apply fault mitigation strategies to increase the reliability of the design, a key requirement in space applications. Several fault-mitigation strategies against single event upset can be applied on FPGA devices. Following [38] , these techniques can be classified as: 1) netlist level techniques; or 2) register transfer level techniques.
Netlist level techniques include different types of triple modular redundancy (TMR) techniques [38] . Triplication can be limited to the sequential elements of the circuit (i.e., sequential logic TMR) by introducing, for each register of the design, two additional registers and a 3-input voter. Otherwise, the full design can be triplicated (i.e., global TMR) by introducing a hardware overhead equal to the 200% of the original design.
Register transfer level techniques aim at protecting the finite state machines (FSMs) of the design (e.g., safe FSM coding and 3-Hamming distance enhancement in FSMs). Usually, the overhead introduced by these techniques is one order of magnitude lower than the one associated with the TMR techniques.
In general, the total hardware overhead, even if a combination of the aforementioned techniques is exploited, can vary from 60% to 200% of the original design [38] . It is clear that, given the low amount of resources required by SA-FEMIP, fault tolerance techniques can be freely implemented within the selected device. Moreover, even after the implementation of fault tolerance techniques, space is also available to integrate, in the same device, additional FPGA-based IP-cores useful to accelerate other computationally intensive tasks performed during the descending phase (e.g., Hazard map computation [39] ). This is very important considering the limited resources available in space applications.
As mentioned in the beginning of this section, SA-FEMIP has been synthesized by avoiding the use of DSPs. This decision can now be better motivated. DSPs have the advantage of further reducing the area occupation of FEMIP, especially when multipliers are implemented. With the use of DSPs, the SA-FEMIP occupation would be reduced to 9029 (5.06%) LUTs, 66 (68.75%) DSPs, while the occupation of registers and BRAMs remains the same. Nevertheless, DSPs are limited resources. With 66 DSPs required out of the 96 available in the Virtex 4 VLX200 FPGA, TMR techniques for this portion of the design would not be possible. Moreover, the intensive use of DSPs increases the routing complexity, thus introducing a 30% frequency penalty in the design.
SA-FEMIP has not been compared with [19] , since [19] implements the multiscale Harris detector (i.e., a rotationinvariant version of the Harris detector). Reference [19] consumes a lot of hardware resources, and implements a feature that is not actually required in EDL applications since rotations between two consecutive images are limited [40] .
The proposed architecture has been evaluated in terms of accuracy and robustness by exploiting an image data set, provided by Thales Alenia Space Italia s.p.a. company that covers different landing zones (i.e., portions of the Mars surface), environmental conditions (i.e., image quality), and camera movement types in a synthesized Mars environment. Camera movement types include displacements, up to 30 m, at different altitudes (from 1000 to 5000 m), and angular speed (up to 2.5°/s in accordance to [40] ), while image quality types include the injection of different levels of Gaussian noise, blur, brightness, and contrast variations.
According to [40] , the robustness has been evaluated by exploiting two parameters: 1) number of extracted matches (NEMs) that identifies the number of matching points; and 2) spatial distribution of points (SDPs) that measures how much the extracted matching points are uniformly spread in the image, defined as
where p i is computed as the number of matching points within an image cell (Section V) over the total number of extracted matching points in the frame, and N is the number of image cells (i.e., 64). Fig. 8 shows the SDP results obtained from FEMIP [8] and SA-FEMIP by providing, in input, the images composing the aforementioned data set. Thanks to the ACTH approach, the proposed architecture outperforms FEMIP results in every test case (i.e., test index). In particular, the improvements are very high (from test index 0 to 76) when the input images represent a landing zone characterized by few small rugged regions. This is visually highlighted in Fig. 9 that shows the matching points extracted by FEMIP [ Fig. 9(a) ] and SA-FEMIP [ Fig. 9(b) ]. Each figure shows two consecutive input images with lines connecting the features that match in the two images. Fig. 10 shows the NEM versus different levels of injected Gaussian noise variance σ 2 f (since FEMIP has a fixed σ 2 f = 2, its NEM is represented by the dashed line).
A fixed σ 2 f does not allow to reach the highest NEM for every noise level. Thus, by exploiting the reconfigurable filter architecture (Section IV), it is possible to highly increase the NEMs, as shown by the optimal line in Fig. 10 . To follow the trend of this line in the proposed architecture, five configurations for the RF module have been chosen. In particular, these configurations are associated to σ 2 f and are equal to 0. Fig. 10 , the usage of a reconfigurable filter increases the NEM value with respect to FEMIP up to two times, especially for a σ 2 n lower than 600. Moreover, as described in Section IV, the usage of the DPR enables to save resources with respect to using a static hardware architecture including 49 multipliers, each one with a multiplexer to select the right Gaussian kernel value. In the proposed architecture, using the same fixed-point data representation adopted in [8] , the RM and the reconfiguration controller (Fig. 3) require 5320 LUTs and a few registers. Instead, a static hardware architecture (as the one reported in [33] ), with the same data parallelism, would require about 19 000 LUTs, leading to a save of 72% of hardware resources.
Since each bitstream for the RM module is 166 kB (for the selected FPGA device); to store the five configurations, 830 kB is required in the external memory. Since the throughput of the reconfiguration controller is 400 MB/s (i.e., this value is limited by the maximum throughput of the ICAP [34] ), the time required to reconfigure the RM is equal to 0.42 ms. This time fits the idle time of the external memory (i.e., t idle in Fig. 4 ) that is equal to 1.2 ms (i.e., the time required by the matcher to perform the NMS phase). For the sake of completeness, considering an operating frequency of SA-FEMIP chain equal to 60 MHz, the time required to perform the filtering and the matching tasks (i.e., t filtering and t matching in Fig. 4 ) is 21.5 and 7.6 ms, respectively.
Eventually, Fig. 11 shows the percentages of correct matches (CMs) for the different filter configurations and injected noise levels.
CM has been computed by exploiting the knowledge about the camera movement between two consecutive images of the data set. Starting from the position of a matching point in the first image, it is possible to compute its expected position in the second image using a 3-D roto-translation model. For each couple of images in the data set, this process has been automated through a MATLAB script. Then, the CM values have been computed by comparing the outputs of the script with those of the proposed architecture.
It is worth noting that the CM values are not computed for every σ 2 f since, as shown in Fig. 10 , with a filter characterized by a low variance, it is not possible to extract matching points for very high noise levels.
As can be observed in Fig. 11 , the accuracy of the different filter configurations is higher than 85% for every noise level, and it is almost equal for a fixed noise level. These data demonstrate that the proposed filter is able to maximize the NEM while preserving the correctness of its outputs.
VII. CONCLUSION
This paper presented a self-adaptive module for FEM designed to suit modern space-qualified FPGAs. To make the core completely self-adaptive, the DPR feature of modern space-qualified FPGAs is exploited to design a selfreconfigurable Gaussian filter module, while a novel adaptive algorithm and the associated hardware architecture, embedded in the features extraction module, increase the quality of the output results of the entire FEM processing chain.
Experimental results show the accuracy and the limited overhead of resources needed to implement the proposed architecture, while maintaining the same throughput performances with respect to a state-of-the-art reference architecture, thus allowing to exploit the free hardware resources to apply fault mitigation strategies to increase the reliability of the design.
